|
|
| |
vXp
Codec Series:
| Highlights |
|
|
World's
first truly programmable video coding
IP for True-HD (1080p) |
|
|
Joint offering from Silicon Hive and AllGo
Embedded Systems |
| |
|
|
HiveFlex
VSP2500 series from Silicon Hive |
|
|
Video coding software from AllGo
Embedded Systems |
|
|
|
Standards
supported /planned - H.264,
MPEG-2, MPEG-4, VC-1 |
|
|
Scalable
to lower performance points like HD (720p)
and SD (576p) |
|
|
Power
efficient C-programmable platform |
|
|
|
|
Extend
product life cycles and reduce silicon
re-spin |
|
|
|
|
| Target
Markets & Applications |
|
|
Mobile
phone, PDA, UMPC, DVR, STB and (HD)TV |
|
|
From
handheld, battery operated devices to
stationary devices |
|
|
Multi-standard
video coding SoC |
|
|
From
CIF to HDTV (1920*1080) resolutions |
| |
| Hardware
Architecture |
|
|
For
example, True-HD decoding supported by
three Silicon Hive VLIW processor |
|
|
|
|
Two
HiveFlex VSP2200 processors, see
separate product databrief |
|
|
Stream processor, a scalar VLIW
meant for entropy decoding |
|
|
|
Special
instructions for VLC decode, CABAC and
bit stream operations |
|
|
2D
vector/scalar DMAs to reduce I/O overheads |
| |
 |
|
|
|
| Benefits |
|
|
3X
reduction in time-to-market |
|
|
|
|
Hardware
sub-system ready to integrate |
|
|
Fixed function software ported |
|
|
Concurrent
SoC integration and product differentiating
software development |
|
|
|
30
fps True-HD (1080 p) H.264 baseline Level
4 decode @ 250MHz Clock |
|
|
Multi-profile
support: Baseline / Main Profile/ High
Profile |
|
|
Hardware
reuse: Tiling allows multiple tasks of
coding to run on a unique hardware |
|
|
Software
reuse: Unique scalable hardware architecture
preserves software investment |
|
|
HW/SW
scalable through all levels of parallelism
(DLP, ILP and TLP) |
| |
| Software
Architecture |
|
|
Scalability
for different frame sizes |
|
|
|
|
Algorithmic
vectorization matches hardware resources |
|
|
|
Optimized
memory and bandwidth |
| |
|
|
Through
innovative motion vector analysis |
|
|
Partitioning
results in reduced inter-tile communication |
|
|
|
Adaptability
to different standards |
| |
|
|
Generic
partition for different codecs |
|
|
|
De-coupled
tasks to efficiently exploit TLP |
|
|
|
|
VSP1
& Stream Processor operate on
forward path |
| |
VSP2
operate on feedback path |
|
| |
 |
|
|
|
| Software
Library |
|
|
Video
codec software stack |
|
|
API
and run-time library for configuration
and control |
|
|
Pre-compiled
DSP software library, with commonly-used
video kernels |
| |
| Deliverables |
|
|
Hardware:
HiveFlex VSP2500 Series offered as a synthesizeable
soft-RTL core, |
| |
with software development SDK from Silicon
Hive |
|
|
Software:
H.264 codec software, Pre-compiled library,
reference code for |
|
|
codec, examples, API from Allgo |
| |
|
|
|
|
| 
|
